An Energy-Oriented Reconfigurable on-chip Unified Memory Architecture
نویسندگان
چکیده
منابع مشابه
Interconnect Architecture Exploration for Low-Energy Reconfigurable Single-Chip DSPs
In this paper, we present and analyze a number of interconnect architectures for reconfigurable systems targeting applications in the areas of wireless communication and multimedia processing. Several interconnect architectures suitable for heterogeneous elements are proposed and then a methodology to evaluate the architectures is described. The results indicate that the hierarchical generalize...
متن کاملOn-Chip Memory Architecture Exploration of Embedded System on Chip
Today’s feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at low cost and lower energy consumption. SoCs are complex designs with multiple embedded processors, memory subsystems, and application specific peripherals. The memory architecture of embedded SoCs strongly influences the area, power and p...
متن کاملA Real-time Asymmetric Multiprocessor Reconfigurable System-on- Chip Architecture
We propose an asymmetric multi-processor SoC architecture, featuring a master CPU running uClinux, and multiple loosely-coupled slave CPUs running real-time threads assigned by the master CPU. Real-time SoC architectures often demand a compromise between a generic platform for different applications, and application-specific customizations to achieve performance requirements. Our proposed archi...
متن کاملThe Design Process of an Evolutionary Oriented Reconfigurable Architecture
This paper describes the design of a reconfigurable chip programmable at the transistor level and oriented tohe implementation of Evolvable Hardware (EHW) experiments. We tackle the main issues referring to the conception of an Evolutionary Oriented Reconfigurable Architecture (EORA): the cell topology; interconnection between cells; transistor sizing; resistor and capacitor implementation in s...
متن کاملEfficient Self-Reconfigurable Implementations Using On-chip Memory
The limited I/O bandwidth in reconfigurable devices results in a prohibitively high reconfiguration overhead for dynamically reconfigured FPGA-based platforms. Thus, the full potential of dynamic reconfiguration can not be exploited. Usually, any attainable speed-up by executing an application on hardware is diminished by the reconfiguration overhead. The self-reconfiguration concept aims at dr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Energy Procedia
سال: 2011
ISSN: 1876-6102
DOI: 10.1016/j.egypro.2011.12.698